Cool Chips
Youchang Kim and colleagues present "BRAIN: A Low-Power Deep Search Engine for Autonomous Robots." To achieve low power consumption, the BRAIN engine features a transposition table cache to detect and avoid duplicate search queries at deeper levels in the search tree. In addition, voltage and frequency are dynamically scaled down as the robot approaches the target position, in order to save power at no performance loss.
In "Energy-Efficient NearThreshold Parallel Computing: The PULPv2 Cluster," Davide Rossi and colleagues present the secondgeneration ultra-low-power PULP SoC architecture for near-sensor processing in emerging Internet-of-Things (IoT) devices. Compared to the first generation, PULPv2 features ultra-thin body and box fully depleted (UTBB FD) silicon-on-insulator (SoI) transistors to significantly reduce power consumption.
Makoto Miyamura and colleagues present "NanoBridge-Based FPGA in High-Temperature Environments." They demonstrate a field-programmable gate array (FPGA) that leverages NanoBridge, a novel resistive-change switch, as a configuration switch. This FPGA is evaluated in harsh environments with temperature variations from -50 to 1150°C.
I thank the 2016 Cool Chips organizers-Tadao Nakamura, Makoto Ikeda, and Fumio Arakawa-for encouraging authors to submit a contribution to IEEE Micro.
Hot Interconnects
In "Multilevel NoSQL Cache Combining In-NIC and In-Kernel Approaches," Yuta Tokusashi and Hiroki Matsutani present a multilevel NoSQL (non SQL) cache architecture that combines an FPGA-based hardware cache with an in-kernel software cache to increase the effective cache capacity for efficient key-value store FPGAbased accelerators.
"Offloading Collective Operations to Programmable Logic" by Omer Arap and colleagues presents a framework for offloading and accelerating collective operations, widely used in message-passing applications, to programmable FPGAs.
I thank Ricki Dee Williams for overseeing the review process of the 2016 Hot Interconnects papers.
Expert Opinion
This issue also includes an Expert Opinion column. In "Preserving Virtual Memory by Mitigating the Address Translation Wall," Abhishek Bhattacharjee discusses how virtual memory faces challenges that pose a threat to the continued progress of computing in light of recent evolutions in CPU and integrated hardware accelerator design. The article discusses these threats and highlights promising directions to counteract them.
Computer Architecture Today (www .sigarch.org/blog), an ACM SIGARCH blog on computer architecture topics, inspired this Expert Opinion column, and others to be featured in upcoming issues. When reading several of these thought-provoking and insightful blog contributions, I thought about inviting the authors to write up an extended version for IEEE Micro, with the goal of providing deeper context and analysis. I hope you will find these 
